The so-called current collapse [1] [2] [3] [4] and long-term stability are the most important problems preventing large-scale practical usage of nitride-based heterostructure field-effect transistors ͑HFETs͒ and metal-oxide-semiconductor HFETs ͑MOSHFETs͒ in ultra-high-power microwave systems. The current collapse manifests itself as a reduction of the device current when a large alternating signal is applied to the gate. This reduction is the main reason why the output power of AlGaN/GaN HFETs is considerably smaller than the value expected from steady-state I -V characteristics. For example, a typical AlGaN/GaN HFET with a maximum saturation current about I DS Ϸ1 A/mm and the knee voltage V KN Ϸ5 V at a moderate drain bias of V D ϭ35 V, should deliver an output power P OUT ϷI 0 ϫ͑V D ϪV KN ͒/2Ϸ7.5 W/mm, ͑1͒
where I 0 ϷI DS /2 is the operating dc current. However, for such a device, even under pulsed drain bias and pulsed rf drive, conditions eliminating the device self-heating, the measured rf output power is, typically, about 2-4 W/mm. Of course, the maximum output power depends strongly on the input-output impedance matching. However, as we recently showed, 1 a precise load-pull tuning leads to the measured values of the output power that are very close to those given by Eq. ͑1͒ if one uses the actual value I 00 of the device dc current measured under a rf drive on the gate. Hence, we conclude that the impedance mismatch is not the main reason for the difference between the expected and measured rf powers. We also showed that I 00 differs from I 0 much more than might be expected from transistor transfer curve nonlinearity and that this difference is a direct manifestation of the current collapse. 1 In spite of a large number of studies of the current collapse, [1] [2] [3] [4] [5] [6] [7] the physical mechanism of the effect has remained somewhat mysterious even though the phenomenon has been observed in almost all AlGaN/GaN HFETs and MOSHFETs. In this letter, we present the results of the experiments that allow us to locate the device active layer regions responsible for the current collapse. We used gated transmission line model ͑GTLM͒ measurements 8, 9 ͓see Fig.  1͑a͔͒ under pulsed gate bias conditions in order to isolate the changes of the channel resistance under and outside the gate during the transient. The gate lengths in sequential sections of the GTLM varied from L G ϭ10 m to L G ϭ100 m, whereas the gate-source and gate-drain openings were kept constant at L GS ϭL GD ϭ10 m. The width of all the sections was Wϭ200 m. Gate voltage pulses ͑typically, 1-100 s long͒ were used to bias the devices from pinch-off to open channel conditions ͓Fig. 1͑b͔͒. We used two levels of the drain bias: well below and well above the knee voltage in order to study the device behavior in both linear and saturation regimes.
The device epilayer structures were grown by lowpressure metal-organic chemical-vapor deposition ͑MOCVD͒ on insulating 4H-SiC substrates. The typical heterostructure consists of a 1-1.5 m insulating GaN layer capped with a 25 nm Al 0.2 Ga 0.8 N barrier layer. The measured room-temperature Hall mobility and sheet carrier concentration were 1100-1400 cm 2 /V s and (0.9-1.3)ϫ10 13 cm
Ϫ2
, respectively. Source-drain Ohmic contacts were fabricated us- ing Ti/Al/Ti/Au electrodes annealed at 850°C for 1 min in nitrogen ambient. Prior to the gate fabrication, a 15 nm SiO 2 layer was deposited on part of the heterostructure using plasma-enhanced chemical-vapor deposition. This SiO 2 layer was added to fabricate MOSHFETs on the same wafer, along with regular HFETs. Finally, a ͑Ni/Au͒ gate electrode was deposited using a standard lift-off technique. A reactive-ionetched mesa was used for device-to-device isolation.
Let us first discuss the results obtained in the linear mode of device operation. In this case, the total resistance of the GTLM section measured at any moment of time t of the transient process is given by
where R GS and R GD are the resistances of gate-source and gate-drain openings, respectively, and R CH is the gate voltage-dependent resistance of the channel under the gate. In principle, all three components of the resistance R T might depend on time. Since the drain bias is well below the saturation voltage, the components of total resistance can be expressed as
where the S0 and SG are the sheet resistances of the twodimensional ͑2D͒ channel outside and under the gate of the device, respectively. Here, we neglected the contribution from the contact resistances to the total resistance due to relatively large gate-source and gate-drain openings. The total resistance of the GTLM section can be then rewritten as
The total resistances of the GTLM sections R T (0) and R T () were measured in the beginning of the transient process and at the end of the gate pulse ͑when the current is close to its steady-state value͒, respectively. The corresponding dependencies of R T (0) and R T () on the gate length are shown in Fig. 2͑a͒ . Figure 2͑b͒ shows the GTLM measurement results for a high drain bias case corresponding to the current saturation regime. Since the gate length in our GTLM exceeds 10 m, the velocity saturation effects do not determine the saturation current. Indeed, the effect of the saturation velocity is dominant when ␣ϭ(V GS ϪV T )/( S L G )ӷ1, where is the field-effect mobility, V GS is the gate-to-source voltage, V T is the threshold voltage, S is the electron saturation velocity, and L G is the gate length. For the measured GTLM, ϳ1000 cm 2 /V s, L G у10 m, S ϳ2ϫ10 5 m/s, V T ϳϪ5 V, and for V GS ϭ0, we have ␣р0.25. In this case and assuming that g CH ϫR CH Ӷ1, the saturation current of the HFET, I DS is given by 10 
I DS
where g CH ϭ1/R CH (L G ) is the channel conductance, V G is the gate voltage, V T is the threshold voltage, and R S is the HFET series resistance. Equation ͑4͒ can be rewritten as
Equation ͑5͒ describes the same gate length dependence of the device ''transfer resistance,'' R TR ϭ(V G ϪV T )/(2I DS ), for the saturation regime and is similar to Eq. ͑3c͒, which is valid for the linear regime. The GTLM results from Fig. 2͑b͒ show that, in the saturation regime, the current transient process is again controlled by the variations of the source-gate and gate-drain resistances rather than by the channel resistance under the gate. Similar dependencies were also measured for the MOSHFET devices. According to these results of the GTLM measurements, the source and drain series resistances are responsible for the current collapse. An increase in the source series resistance should result in a decrease of device current. An increase in both source and drain series resistances should result in an increased knee voltage. These are precisely the observations in the current collapse behavior. Therefore, our data of Fig. 2 clearly establish a linkage between gate pulsing, the resulting increase in the source-gate and gate-drain series resistances, and the current collapse. One possible explanation for the increase in series resistance values during the transient is the change in strain under and outside the gate region. When the gate bias changes from the starting point toward a more negative value, the electric field in the AlGaN barrier layer is increased. This electric field FϷV T /d, where d is the thick -FIG. 2 . Gate length dependencies of total resistance in the linear regime ͑a͒ and transfer resistance in the saturation regime ͑b͒. Circles and triangles show the data measured in the beginning and at the end of the transient, respectively. Dashed lines with squares show the gate length dependencies of the change in device resistances ⌬R. Open circles show the results of the simulations based on the proposed induced strain model. ness of AlGaN layer, is about 5 V/250 ÅϷ2.5 MV/cm, which is quite comparable to the built-in piezoelectric field. If the GaN layer is not strained then the AlGaN barrier layer simply adjusts its lattice constant to that of the underlying GaN layer. 11 Thus, the change in the electric field with gate biasing should not affect the strain. However, we believe that the surface region of the GaN layer is strained to a certain degree as well. Thus, the change in the electric field ͑com-parable to the piezoelectric field͒ should affect the strain. Consequently, upon application of negative gate bias and due to the piezoelectric effect, the tensile strain in the AlGaN layer under the gate increases. This should push the AlGaN barrier layer sideways, thereby decreasing the tensile strain outside the gate near the gate edges and, hence, the piezoelectric charge in the AlGaN barrier material in these regions ͑see Fig. 3͒ . This should result in increased source-gate and gate-drain resistances. Only slow processes of the piezoelectric charge adjustment and/or trapping affects are available to these regions to offset this piezoelectric charge reduction. Therefore, when the gate voltage swings back to its starting values the charges in the source-gate and gate-drain openings cannot instantly readjust to the original values. This should give rise to the observed current collapse. For the AlGaN layer under the gate, the gate metal provides a ready source of electrons to adjust the generated piezoelectric charge. Therefore, this region does not contribute to the current collapse.
In Fig. 4 we include the pulsed transfer characteristics ͑squares͒ and the transient drain current measured when the gate voltage pulse returned to zero ͑triangles͒ as a function of gate voltage amplitude for a conventional 1.5 m gate AlGaN/GaN HFET. As seen from these data, at negative bias the current corresponding to zero pulsed gate voltage is smaller than the dc current. This is a clear manifestation of current collapse. Also from Fig. 4 , the magnitude of this current collapse varies nearly linearly with the gate voltage. However, at positive gate voltage, the transient ''return'' current at V G ϭ0 exceeds the dc current. These observations can be explained by our proposed model for current collapse. Due to gate biasing, the induced strain should vary nearly linearly with the voltage, giving rise to a monotonic increase in the electric field, induced strain, piezoelectric charge, and hence, the series resistance. A positive gate voltage pulse should change the sign of the induced strain in the barrier layer outside the gate, thereby resulting in induced accumulation charges. This should, in turn, decrease the series resistances, and hence, increase the current.
In conclusion, we reported on the gated transmission line model measurements of the transient current-voltage characteristics of AlGaN/GaN HFETs and MOSHFETs. Our data show that the source and drain series resistances are responsible for the current collapse. These resistances may increase from the induced strain due to gate voltage swing. Our proposed model based on the measured data for AlGaN/GaN HFETs and MOSHFETs explains nearly all the observations in the current collapse phenomenon. 
